3D NAND from WD & Kioxia: BiCS6 follows BiCS+ with much more performance

0
1252

Kioxia and Western Digital are jointly developing the 3D NAND called BiCS Flash. At the Investor Day, Western Digital talked about both the upcoming BiCS6 and its successor “BiCS+”, which is said to represent a “quantum leap in the performance of NAND”.

Currently, the fifth generation (BiCS5) with 112 cell layers is mostly being produced in the factories of Kioxia and Western Digital, which can also be found in more and more SSDs from the two manufacturers. Production of the successor, BiCS6, is scheduled to begin at the end of the year and ramped up in 2023.

BiCS6 as the smallest and fastest QLC variant?

BiCS6 (title picture as scheme) has 162 word line layers and thus fewer than the competitors Micron, Samsung and SK Hynix, who rely on 176 layers. However, the number of levels is not the only important factor, because many other factors such as the size of the cells and their spacing determine the properties of the NAND flash.

Siva Sivaram, President of Technology & Strategy of Western Digital, emphasized in its presentation at Western Digital 2022 Investor Day. More layers by no means automatically mean a higher areal density in gigabits per square millimeter. At least the QLC variant of the BiCS6 is said to be the smallest QLC die with 1 terabit storage volume in the industry at 68 mm². Converted, this would be around 15.1 Gb/mm² and thus more than Intel's 144-layer QLC (13.8 Gb/mm²) or the new 176-layer QLC from SK Hynix (14.8 Gb/mm²). A table compares Western Digital to another 176-layer QLC competitor believed to be Micron.

Image 1 of 2

BiCS6 with the smallest QLC die (and the highest areal density)
BiCS6 as concept drawing

Previously, Western Digital and Kioxia had only ever spoken of the faster but significantly larger TLC variant of BiCS6. The new but brief roadmap mentions “density and high-performance QLC”. The great weakness of QLC-NAND, the slow writing, should at least be reduced. The charge-trap cells of the QLC-BiCS6 should be writeable (program) with 60 MB/s. That's more than six times more than BiCS4 (BiCS5 is not available as a QLC) and still 50 percent more than Intel's 144-layer QLC.

Image 1 of 3

BiCS NAND Roadmap
The best storage cell in the world? (BiCS6 QLC)
The best memory cell in the world? (BiCS6 QLC)
QLC 3D-NAND in comparison Intel Intel/Micron Micron Kioxia/WD BiCS4 Kioxia/WD BiCS6 Samsung V5 SK Hynix V5 SK Hynix V7 Typ (bit/cell) QLC (4 bit) capacity 1 Tbit 1 Tbit 1 Tbit 1.33 Tbit1 Tbit 1 Tbit 1 Tbit 1 Tbit Planes 4 4 4 2 4 2 4 ? Layer (WL) 144 96 176 96 162 92 96 176 Die area 74.03 mm² 114.6 mm² ? 158.4 mm² 68 mm² 136 mm² 122 mm² ? Density 13.8 Gb/mm² 8.9 Gb/mm² ? 8.5 Gb/mm² 15.1 Gb/mm² 7.53 Gb/mm² 8.4 Gb/mm² 14.8 Gb/mm² Read (tR) Average 85 µs > 90 µs ? 160 µs ? 110 µs 170 µs ? Read (tR) Max 128 µs 168 µs ? 165 µs ? ? ? ? Write (tPROG) 1630 µs 2080 µs ? 3380 µs ? 2 ms 2150 µs ? Program 40.0 MB/s 31.5 MB/s ? 9.7MB/s 60MB/s 18MB/s 30MB/s ? I/O 1.2Gb/s 0.8Gb/s 1.6Gb/s 0.8Gb/s 2.4Gb/s 1.2Gb/s 0.8Gb /s ? Block Size 48MB 96MB ? 24MB ? ? 24MB ?

BiCS+ with a great performance leap

The partners want to keep the cycle of around 1.5 years between the generations and so the next generation is to be presented at the end of 2023. Instead of BiCS7, Western Digital speaks of “BiCS+”. As with Samsung's V-NAND V8, the number of layers should increase to over 200. Due to the once again increased areal density, 55 percent more bits per wafer are promised.

Image 1 of 3

BiCS+ promises significantly more performance
NAND -Generations at Western Digital and Kioxia
Western Digital: Roadmap for NAND flash technology

The increase in transfer rates is said to be even greater: no less than 60 percent plus is mentioned here. After all, the programming of the cells should be 15 percent faster.

Sivaram was euphoric and spoke of a “quantum leap in the performance of NAND”. However, further details and corresponding ideas from the competition remain to be seen.

The long-standing partnership with Kioxia in the three joint ventures, the various ways to further increase the areal density of NAND and the lower expenditure for increasing the bit density compared to the competition were also topics of the presentation.

Image 1 of 4

Ways to increase bit density in NAND
The Western Digital and Kioxia Flash Joint Ventures
The Western Digital and Kioxia Flash Joint Ventures
WD and Kioxia spend the least on Bit Growth

With a total of seven plants, six of which are located in Yokkaichi (Japan), Western Digital and Kioxia together produce more than 500,000 wafers with NAND chips per month. This makes their share of global production around 30 percent.